Abstract-The Pixel Detector of the ATLAS experiment at CERN will be upgraded with an Insertable B-Layer (IBL) in 2013. For this fourth and innermost layer 448 newly developed pixel sensor readout chips (FE-I4) are used which will provide data from about 12 million pixel. For the readout of these chips new off-detector electronic components are needed as the FEI4s feature an increased readout bandwidth which can not be handled by the current system. To provide a degree of backward compatibility the new system will keep the structure of VME card pairs: The back of crate card (BOC) establishes the optical interfaces to the detector front end as well as to the read out system (ROS) while the read out driver (ROD) manages data processing and calibration. Both cards, the BOC and the ROD, have been redesigned and feature modern FPGA technology, yielding an integration four times higher than the current system. This paper will describe the concept of hard-and firmware of the new IBL BOC and present results of the testing with the first prototypes.
I. INTRODUCTION
T HE ATLAS experiment [1] at the Large Hadron Collider (LHC) at CERN is designed as a general-purpose detector to allow measurements of particles over a broad range of energies. It consists of four main elements: a magnet system is used to bend the traces of charged particles to be able to determine their momentum. Another part is the muon spectrometer which is, as the name implies, used to find muons and to measure their momenta. Enclosed by a calorimeter measuring the energies of charged particles is the last component, the Inner Detector. This Inner Detector is consisting of several smaller detectors from which one is the Pixel Detector [2] . It is a very important component for pattern recognition which is used to identify and reconstruct primary and secondary vertexes. It is built up of three concentric barrels surrounding the interaction point. The innermost barrel is called B-Layer as its optimization of the impact parameter resolution is very important for finding traces originating from bottom quarks (btagging). The trade-off is that the spatial proximity of this BLayer to the interaction point causes severe radiation damage. During the LHC phase I upgrade the luminosity will be increased which will degrade the performance of the tracking precision of the Pixel Detector, as increased event pileup results in higher occupancy. This will especially affect the readout efficiency of the B-Layer and loss of this information can not be compensated and will have a seriously negative influence on the b-tagging efficiency. As the B-Layer can not be replaced as originally planned the insertion of an additional Nicolai Schroer: ZITI University of Heidelberg, on behalf of the ATLAS Collaboration Fig. 1 . Overview of the ATLAS detector B-Layer together with a beam pipe with a smaller radius is planned during the Phase I upgrade as a countermeasure, hence the name Insertable B-Layer (IBL) [3] . Physical constraints as well as the low hit rate capability of the FE-I3 chips used for the current Pixel Detector made it necessary to develop a new front end chip. This FE-I4 [4] meets all necessary constraints and features an optimized architecture. Thus the IBL will not only ensure the proper function of the Pixel Detector but increase its b-tagging performance. As the default data output of the IBL will be a DC balanced 8b10b encoded 160Mbit/s data stream, which can not be handled by the current readout system, new off-detector electronics had to be designed. In the following sections the new Back Of Crate card (BOC) for the IBL will be described.
II. THE IBL BOC A. Concept
The baseline for the IBL project is to be as backwards compatible as possible to the current system to be able to be integrated into the existing control environment without the need for major changes [3] . Thus the IBL BOC and the Read Out Driver (ROD) [5] were redesigned as a VME card pair being electrically pin-compatible to the current boards. The BOC establishes the optical interface to the detector front end electronics (FEE) and the Read Out System (ROS) [6] and communicates with the ROD via the VME backplane connection. Control signals from the ROD are synchronized, Bi-Phase-Mark (BPM) encoded and the Mark-to-Space Ratio (MSR) needs to be corrected before sent to the detector to ensure proper function. Data from the detector is received and synchronized before transmission to the ROD. On the current BOC [7] nearly all of the necessary functionality is performed by custom made application specific integrated circuits (ASIC) like the Phos4 delay chip or the optical mezzanine plugins with BPM12 (TX plugin) or DRX (RX plugin) respectively. The concept for the redesign of the new IBL BOC is to remove the need for custom made components and to integrate all functionality into modern FPGAs combined with commercially off-the-shelf (COTS) optical modules. Hence resulting in a highly flexible system which can be adapted to several potential use cases by programming the appropriate firmware and making use of the variable transmission speeds of the optical components. While at the same time the integration and the data throughput of the IBL BOC is supposed to increase significantly with respect to the current BOC. Additionally the use of COTS components removes the need to keep custom made components in stock for replacements.
B. Hardware
There are three FPGAs on the IBL BOC, two Spartan6 LX150T called BMF (BOC Main FPGAs) to handle the data flow and one Spartan6 LX75T named BCF (BOC Control FPGA) to manage programming and control of the board. Each of the two BMFs has two SNAP12 receivers and one SNAP12 transmitter attached to connect to 8 IBL detector 1 . These 12 channel modules 2 are feasible to operate from frequencies as low as˜250 kHz up to 3.5 GHz per channel and thus can handle the 40/80 Mbit/s used in the current system as well as the 160 Mbit/s of the IBL. As a backup solution there is the possibility to connect old TX plugins to the BMFs, but this is only supposed to be an option on the prototype and not in the production batch. For the SLink connection to the ROS four SFP modules are connected to the high speed serial transceiver (MGT) of the "northern" 3 BMF and one QSFP module to the "southern". This different modules are for evaluation purposes, if the QSFP proves to be adequate it will replace the four SFPs. There are twice the number of S-Links available to be able to support the future Fast TracKing trigger system (FTK) [8] . For the data transmission to the ROD SSTL3 signaling at 80 MHz is used to be able to have a higher amount of simultaneous switching outputs (SSO) as well as the possibility to configure the outputs of the BMFs to the signal standard used on the current BOC 4 . This structure yields two equivalent data paths on the IBL BOC, each handling twice the throughput of the current BOC thus four times in total. Firmware for all FPGAs and software for the MicroBlaze core of the BCF can be stored on three non-volatile flash memories and will be loaded automatically after power up. Another non volatile memory is an 128 kb EEPROM attached to the BCF to hold individual board information such as a serial number, MAC address or something similar. Furthermore each of the three FPGAs has its own 512 Mb of DDR2 memory available. The BCF is connected via VME 5 to the Setup-Bus from the ROD and to the Timing Trigger and Control (TTC) interface module [9] 6 in the crate, additionally a Gigabit Ethernet (GbE) and a serial USB UART interface are attached. For the communication between BCF and the BMFs standard IO connections are available as well as high speed serial links via direct MGT interconnects. The BCF can also program and control the clock buffers and the PLL which are used to receive the 40 MHz system clock from the TIM and distribute it on the BOC as well as transmit it to the ROD. An Embedded Local Monitor Board (ELMB) [10] can be plugged into a mezzanine connector to monitor temperatures at several locations 7 on the board as well as humidity. The ELMB can be connected to the Detector Control System (DCS) [11] via a CAN-bus connection which allows remote access to the sensor data. 
C. Firmware Blocks
While the hardware of the IBL BOC was designed the corresponding firmware blocks for the FPGAs were developed. In the overview in Fig. 4 the connections via the VME connectors to the ROD are illustrated by the red arrows on the left while the green squares and arrows on the right show the optical components and connections to the FEE and the ROS. The firmware blocks are depicted as light blue squares and the frequencies specify the speeds of the data transmissions. In the TX path to the detector FEE the 40Mbit/s command and control signals from the ROD are BPM encoded with the help of an 80 MHz clock. There is a transition in the output of this block at every or every second rising edge depending on if the input is high or low respectively. The advantage of this implementation is that the duty cycle of the output is close to 50% and thus reducing the need to correct it. The FEE generate their clock signals from this command stream via a clock data recovery (CDR) circuit in the DORIC [12] 8 , thus a precise 5 The connector not the actual VME bus. 6 All together abbreviated as TIM 7 There are 23 Negative Temperature Coefficient (NTC) thermistors distributed on the board. They are placed near components that are known to produce heat, e.g. optical transmitter or power supplies. 8 Digital Opto-Reciever integrated Circuit If necessary the MSR can be adjusted in the subsequent firmware block. For this and general delay adjustment chains of multiplexers are implemented which allow delay changes in a fine granularity of˜300ps. If needed additonal coarse delay steps can be added with the help of registers, the step size depends on the applied frequency and can be several nano seconds. Each BMF will be connected to eight front-end modules so a total of 16 modules (with two FE-I4 chips each) are connected to an IBL BOC. While the commands are sent only once per module there need to be twice as many RX channel for the experimental data. These 8b10b encoded 160 Mbit/s data streams are received in the RX path where the clock and data is recovered and synchronized by an 4x oversampling and edge detection circuit. This is performed with the utilization of the ISERDES blocks of the Spartan6 FPGAs. Then the data is 8b10b decoded and parallelized before it is buffered in FIFOs and multiplexed to the ROD. Formatted fragment data is handed back from the ROD to the BOC in parallel data streams which are serialized and sent to the optical modules via the high speed serial transmitters of the FPGAs. This S-Link implementation can provide a copy of the data stream on a second optical channel this will be needed for the implementation of a fast tracking trigger algorithm (FTK). Therefore each BMF has four S-link connections with 2 Gbit/s to the ROS.
III. PROTOTYPE TESTING
At the moment the second revision (RevB) of the IBL BOC prototype is being tested. Several hardware issues of the first revision have been fixed and some additional features were added (e.g. the USB UART interface). The testing is done in VME crates as well as on the table. Basic electrical functionality tests were performed on both revisions and showed that the following components are working as intended:
• Power distribution • Spartan6 FPGAs can be programmed • Flash memories are working and can be used to program the FPGAs • Optical modules SNAP12 RX/TX, SFP and QSFP • Ethernet works up to 100Mbit/s (pinout issue prevents
GbE, but will be fixed) • DDR2 memory attached to the FPGAs • PLL (external chip) for the 40MHz system clock can be programmed by the BCF • Interconnectivity via VME to ROD • Additional clocking: MGT reference clocks and FPGA system clocks • ELMB can be accessed via DCS but some rewiring needed for correct sensor access • LEDs, test points and push buttons Besides the functionality of the hardware the firmware is extensively being tested. It was first developed and tested on a Spartan6 evaluation board 9 setup and ported to the real IBL BOC as soon as the first prototype was available. At the beginning loopback connections at the optical transceivers and internal ones for the data lines to the ROD were used to keep testing simple. After the functionality of the firmware blocks was verified, the test setup was extended by an Optoboard (which has a DORIC to manage the BPM decoding) and an FE-I4 Single Chip Card (SCC) to act as the detector front end (see Fig. 6 ). Connectivity and communication tests to the ROD are now done with a prototype of the IBL ROD (Fig 5) .
The optical readout path consisting of both the TX to the front end and the RX from the front end was successfully tested. The DORIC on the Optoboard was able to recover the 40 MHz clock and the commands from the BPM encoded stream and pass it to the FE-I4 chip. The frequency of the output clock is depending on the duty cycle of the incoming data as mentioned before in the firmware section. An analysis of this behavior can be seen in Fig. 7 and it is evident that a precise duty cycle is needed for proper clock recovery. The FE-I4 was able to receive, decode and respond to the commands sent to it. A digital scan was performed and the 8b10B encoded data was correctly received and decoded by 9 XILINX SP605 the appropriate firmware block on the BOC. A transmission problem caused one double column to be missing (see Fig. 8 ) this is under investigation and should not pose a problem.
For the interconnectivity tests between BOC and ROD data was transmitted with up to 100 MHz (the final firmware version will transmit data to the ROD at 80 MHz) and all the data lines between the BMFs and the ROD were validated. The IO-Standard SSTL-3 is working and yields clean signals if properly terminated. The Setup Bus connection can be accessed by the Microblaze core running on the BCF. The firmware block for the integrated S-Link is working fine in simulation and is currently being integrated into the CERN S-Link repository.
IV. CONCLUSION
With the second revision of the IBL BOC prototype in hand all the previous tests were repeated successfully. All issues of the first revision that had been found are fixed now and some features that had been missed have been added. The test setup was extended by adding an Optoboard and an FE-I4 SCC to act as the detector front end and first read-out tests were performed with promising results. Connectivity to the ROD via the VME connectors has been established and verified. The status of the BOC firmware blocks is well advanced and on the way to a first release candidate. While the testing of hard-and firmware continues software is developed for the Microblaze core running on the BCF.
